ASPN ActiveState Programmer Network
ActiveState
/ Home / Perl / PHP / Python / Tcl / XSLT /
/ Safari / My ASPN /
Cookbooks | Documentation | Mailing Lists | Modules | News Feeds | Products | User Groups


Recent Messages
List Archives
About the List
List Leaders
Subscription Options

View Subscriptions
Help

View by Topic
ActiveState
.NET Framework
Open Source
Perl
PHP
Python
Tcl
Web Services
XML & XSLT

View by Category
Database
General
SOAP
System Administration
Tools
User Interfaces
Web Programming
XML Programming


MyASPN >> Mail Archive >> pypy-dev
pypy-dev
[pypy-dev] JIT improvements for RISC processors
by Fabrizio Milo aka misto other posts by this author
Nov 9 2006 6:56AM messages near this date
| Re: [pypy-dev] JIT improvements for RISC processors
Hi to everyone,

I am really interested in code machine generation for risc processors.
In order to have an idea of the work that can be done, and to create
a proposal I will ask some questions:

- What is already done? where is it? (paths, file names please)
- What ideas are already defined and need just to be implemented?
- Material that I have to / should read?

I have a rough background on RISC assembler,
the most comes from MIPS and IBM's PowerPC

some material I am aware of is http://tinyurl.com/9dw43


Don't let me escape for the second (last?) time!
:)

----------------------------
* P~ython Addicted *
www.fabriziomilo.it
_______________________________________________
pypy-dev@[...].net
http://codespeak.net/mailman/listinfo/pypy-dev
Thread:
Fabrizio Milo aka misto
Michael Hudson

Privacy Policy | Email Opt-out | Feedback | Syndication
© ActiveState Software Inc. All rights reserved